1 / 15

FIG. 1








FIG. 2













FIG. 8






FIG. 10(a)

WITH ONLY THE VARIABLE DELAY CIRCUIT AMOUNT OF DELAY = OPERATION PERIOD OPERATION TARGET PERIOD = 2 ns TO 10 ns

VARIABLE DELAY CIRCUIT CONSTITUTED BY 10 STAGES

MAXIMUM DELAY/MINIMUM DELAY RATIO = 5 OPERATION RANGE OF ONE STAGE OF VARIABLE DELAY CIRCUIT = 0.2 ns TO 10 ns





FIG. 10(b)

WITH VARIABLE DELAY CIRCUIT + INTERNAL CIRCUIT AMOUNT OF DELAY = OPERATION PERIOD

OPERATION TARGET PERIOD = 2 ns TO 10 ns



OPERATION RANGE OF ONE STAGE OF VARIABLE DELAY CIRCUIT = 0.2 ns TO 1.8 ns MAXIMUM DELAY/MINIMUM DELAY RATIO =




FIG. 11(a)

OPERATION IN THE DOUBLED PERIOD AFTER FREQUENCY DIVISION OF AN INPUT

OPERATION

TARGET PERIOD

= 2 ns TO 10 ns

= 2 ns TO 10 ns

EREQUENCY

(4/2)

PROPAGATION DELAY TIME

TIME = 1 ns

TARGET PERIOD

AVARIABLE

VARIABLE
CONSTITUTED
BY 15 STAGES

= 3 ns TO 19 ns

OPERATION RANGE OF ONE STAGE OF VARIABLE DELAY CIRCUIT = 0.2 ns TO 1.27 ns MAXIMUM DELAY / MINIMUM DELAY RATIO = 6.33

FIG. 11(b)


OPERATION IN THE FOUR TIMES PERIOD AFTER FREQUENCY DIVISION OF AN INPUT

9/15

OPERATION RANGE OF ONE STAGE OF VARIABLE DELAY CIRCUIT = 0.2 ns TO 1.11 ns MAXIMUM DELAY/MINIMUM DELAY RATIO = 5.55

FIG. 12

EXAMPLE OF STRUCTURE OF VARIABLE DELAY CIRCUIT 2 (IN THE CASE OF 1/4 FREQUENCY DIVISION)








FIG. 14



DL PHASE COMPARATOR DN CHARGE PUMP & FILTER NO S DELAY CONTROL SIGNAL PHASE COMPARATOR INPUT BUFFER REPLICA 01+1 VARIABLE DELAY CIRCUIT 1 OUTPUT BUFFER REPLICA OUTPUT BUFFER WAVEFORM COMBINER REPLICA CIRCUIT \sim FREQUENCY DIVIDER/ DISTRIBUTOR FREQUENCY INPUT BUFFER

13 / 15



ŧ.

